Proven System Blocks
All QuickLogic silicon platforms include embedded programmable fabric that is used for integrating Proven System Blocks (PSBs) that address connectivity, performance, and user experience challenges in the Storage, Display, and IO subsystems of mobile devices.
Storage
|
|
IDE/P-ATA Host Controller
|
- All 1” and 1.8” IDE/P-ATA HDDs
- Data throughput of up to 33 MByte/sec with UDMA
- Lower processor overhead for ATA timing and polling operation
|
|
CE-ATA Host Controller
|
- 4-bit and 8-bit CE-ATA HDDs
- CE-ATA 1.1 compliant peripheral interface at speeds up to 52 MHz
- Hardware implementation for CMD-60 and CMD-61 to lower host processor overhead
|
|
NAND Flash Controller
|
- Single Level Cell (SLC) NAND flash with 2-bit hardware ECC/EDC
- Hardware support for wear leveling and bad block management
|
|
Secure Digital (SD) Card Host Controller
|
- Secure Digital 2.0 standard with support for Secure Digital High Capacity (SDHC)
- 1-bit and 4-bit operation at speeds of up to 52 MHz
|
|
Compact Flash (CF) Host Controller
|
- 8-bit and 16-bit Compact Flash interface
- Memory and I/O modes for CF card and peripherals
- True IDE mode for CF micro hard drives
|
|
Multimedia Card (MMC) Controller
|
- MMC 4.1 standard for MMC and high capacity SIM card
- 1-bit, 4-bit, 8-bit operation with speeds up to 52 MHz
|
|
Memory Stick (MS) Controller
|
- Memory Stick and Memory Stick Pro standards
- Theoretical maximum data transfer rate of 480 Mbps
- 4-bit, 8-bit and serial interface widths
|
|
Managed NAND Controller with Boot Capability
|
- Elimination of the need for NOR Flash in the system
- Booting from any SD/MMC-based Managed NAND device with support for SDHC devices of 4 GBytes and above
- SD/MMC controller is SD 2.0 compliant with support for SDHC devices for Managed NAND densities of 4 GBytes and above
- Supports the latest eMMC standard
- Supports multiple SD/SDIO/MMC devices or cards on the same bus
|
|
Optical Drive Controller (ATAPI)
|
- CD and DVD ROM connectivity (ATAPI)
- Enhanced support for simultaneous DVD ROM and hard disk drives
- Throughput of greater than 13 MByte/sec
- Off-loading the application processor from managing the overhead of ATA timing and polling operations
|
Network
|
Hi-Speed USB 2.0 Host Controller
|
- Hi-speed USB 2.0 OTG with integrated high-speed PHY
- 12-signal ULPI interface available through programmable fabric
- 8 KByte SRAM on-chip buffer to improve data transfer performance
- Dedicated DMA controller to off-load CPU from heavy data transfer and manipulation
|
|
High-Speed SDIO Controller
|
- High-speed SDIO host controller with clock frequency up to 52 MHz
- Compliance with the latest Secure Digital 2.0 standard
- SPI, 1-bit and 4-bit modes
- Rx/Tx FIFOs for higher performance and throughput
- DMA support for reducing processor bus utilization
|
|
MiniPCI for Ethernet, Wi-Fi/WiMAX Controller
|
- Leveraging of low-cost PCI-based Wi-Fi modules
- Up to 264 MByte/sec PCI bus performance, zero wait states
- Master and target functions for 32-bit data at speeds of 33 and 66 MHz
- Full compliance to PCI specification 2.3, and Cardbus and Compact PCI compatible
|
|
SPI Controller
|
- High-speed SPI master controller with clock frequency up to 52 MHz
- Low cost, low pin count wireless connectivity solution
- Simple driver architecture customizable to enhance Wi-Fi performance
|
|
Bluetooth 2.x + EDR High-Speed UART
|
- High-speed UART supporting Bluetooth 2.x with up to 4 Mbit/sec data rate
- Configurable baud rate customized for different application requirements
- Configurable flow control and FIFO access
|
|
SDIO Client
|
- SD v2.0 and SDIO v1.2 compliance with multifunction SDIO support
- SD 1 bit, SD 4 bit and SPI mode up to 50 MHz
- Hot insertion/removal, interrupt, Read Wait, Suspend, and Resume
- CRC7/CRC16
|
|
USB Hub
|
- Hi-Speed USB upstream port with built-in Hi-Speed USB PHY
- Each downstream port supporting Full-Speed at 12 MByte/sec and Low-Speed at 1.5 Mbit/sec operation
- Customizable number of downstream ports
- Transaction Translator (TT) optimized for maximum bandwidth utilization
|
Video and Imaging
|
|
Visual Enhancement Engine Technology (VEE™)
|
- TV-quality visual experience in mobile devices through dynamic range control
- Greatly enhanced image and video quality even under low backlight or bright ambient conditions
|
|
Display Power Optimizer (DPO)
|
- Dramatically improved battery life by reducing backlight
|
|
Background Color Compensator (BCC)
|
- Advanced color balancing and enhancement enable to adapt the colors of the projected content to best match the projected surface
|
Frame Recycler |
- Storing a single frame of video (up to 1024 x 1024) and continually recycling that frame to the display up to 60 FPS
- Allows CPU to operate in a power-down state until a display change is desired, potentially saving considerable system power and processing resources
|
RGB-Split |
- Dividing a video stream into multiple screens
|
|
MDDI v1.2 Type 2 Client
|
- Most recent MDDI client interface for forward and reverse data transmission that supports forward video, forward audio, reverse pointer device, and reverse keyboard device.
- MDDI register read/write access to internal registers, serial peripheral controllers, frame buffer and programmable fabric.
|
|
MIPI DSI with Built-in D-PHY
|
- Display standard develop by the MIPI alliance; up to WVGA resolution
- Serial interface to reduce pin count, power and cost
- Lower noise and much improved reliability through hinge of clamshell, swivel and slider phones
|
|
X/Y Swap
|
- X/Y Swap Operation
- Frame rate conversion for VGA, NTSC and PAL
- Power management for stopping all subsystem clocks and shutting down the SDRAM frame buffer
- Configuration from the host application processor via I2C-compatible bus
|
|
High-Definition LCD Controller
|
- Configurable resolution up to 1024x768
- Programmable display aspect ratio
- Configurable vertical and horizontal scan frequencies
- Maximum color depth of 24 bits per pixel
- Embedded SRAM/(Mobile) SDRAM/DDR-SDRAM controller for frame buffer
|
Intelligence
|
|
Wake-up and Verify (WAV)
|
- Enables systems to detect, act upon and inform from a deep down power state
- Consumes fewer than 5µA of current
- Enabling a more efficient solution for the management of active and standby power during specific application tasks, resulting in much longer battery life
|
|
Direct Memory Access (DMA)
|
- Fully customizable DMA controller
- Lower CPU utilization
|
Security and Custom Options
|
|
Content Protection for Recordable Media (CPRM)
|
- C2 cipher algorithm implemented in hardware
- Working in conjunction with QuickLogic SD/SDIO or P-ATA host controllers
- Key stored securely in hardware
- Optimization for SD-Video performance
|
|
Serial ID
|
- Secure numeric ID, as long as 256 bits can be implemented in the programmable fabric of any PolarPro or ArcticLink Solution Platform
- Unique number in each CSSP device controlled by a list of desired values provided by OEM/ODM
|
|
Advanced Encryption Standard (AES)
|
- 300Mbps full duplex throughput
- Hardware implementation giving significant performance advantage over software
|
|
Keyboard Controller
|
- Keyboards with 16x8, 12x8 or other matrix
- Multiple, simultaneous keystrokes
|
|
PS2
|
|
|
PWM
|
|