Eclipse Plus

Overview

The Eclipseâ„¢ Plus family of programmable devices combines high-performance embedded DSP functions with high-speed programmable logic to create a unique system-level solution. Eclipse Plus devices match the integration and performance levels of standard products with the flexibility of programmable logic.

Traditional programmable logic architectures do not implement arithmetic functions efficiently or effectively. These functions require high logic cell usage while garnering only moderate performance results. By embedding the ECUs, the Eclipse Plus family can address various arithmetic functions efficiently and effectively, providing a robust DSP platform. A three-bit instruction set, sequenced from the logic array, memory or external pins, dynamically configures each ECU for any of eight possible operations including: Registered or Flow-Through Multiply, Add, Multiply-Add, or Multiply-Accumulate.

Flexible programmable logic with densities ranging from 250 K to 580 K system gates

High performance, feature-rich programmable device addresses the density requirements of FPGA and ASIC designers.

High-performance

250 MHz performance with less than 3 ns Tco.

Single chip solution

Provides instant-on capability, eliminating the need for external configuration memory.